Q. In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is ________________ (Solved)