Q. A user has designed JK flip flop by using the VHDL code. The output is continuously switching between 0 and 1. This condition is known as                 (Solved)

1. switching condition

2. master slave condition

3. race around condition

4. edge triggered condition

  • c. race around condition
Subscribe Now

Get All Updates & News