Request New Subject
Home
Computer Science Engineering (CSE)
Digital Logic Circuits (DLC)
Q. In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is (Solved)
1. no change
2. set
3. reset
4. forbidden
a. no change
Related Topics
→ Computer Architecture and Organization
→ Microprocessor and Interfacing Technique
→ Computer Networks
→ Data Structure and Algorithms (DSA)
→ Operating System (OS)
→ Artificial Intelligence and Robotics (AIR)
→ Software Project Management (SPM)
→ Computer Fundamentals
→ High Performance Computing (HPC)
→ Data Communication and Computer Network
Subscribe Now
Get All Updates & News
Subscribe