Request New Subject
Home
Computer Science Engineering (CSE)
Digital Logic Circuits (DLC)
Q. What is an ambiguous condition in a NAND based S’-R’ latch? (Solved)
1. s’=0, r’=1
2. s’=1, r’=0
3. s’=1, r’=1
4. s’=0, r’=0
d. s’=0, r’=0
Related Topics
→ Computer Architecture and Organization
→ Microprocessor and Interfacing Technique
→ Computer Networks
→ Data Structure and Algorithms (DSA)
→ Operating System (OS)
→ Artificial Intelligence and Robotics (AIR)
→ Software Project Management (SPM)
→ Computer Fundamentals
→ High Performance Computing (HPC)
→ Data Communication and Computer Network
Subscribe Now
Get All Updates & News
Subscribe