Q. What parameter causes the main limit on fan-out of CMOS logic in high-speed applications? (Solved)
1. d.c. input current
2. output current
3. input capacitance
4. power supply voltage.
- a. d.c. input current
1. d.c. input current
2. output current
3. input capacitance
4. power supply voltage.