Request New Subject
Home
Computer Science Engineering (CSE)
Digital Electronics and Logic Design
Q. For a gated D-Latch if EN=1 and D=1 then Q(t+1) = (Solved)
1. 0
2. 1
3. q(t)
4. invalid
b. 1
Related Topics
→ Computer Architecture and Organization
→ Microprocessor and Interfacing Technique
→ Computer Networks
→ Data Structure and Algorithms (DSA)
→ Operating System (OS)
→ Artificial Intelligence and Robotics (AIR)
→ Software Project Management (SPM)
→ Computer Fundamentals
→ High Performance Computing (HPC)
→ Data Communication and Computer Network
Subscribe Now
Get All Updates & News
Subscribe